We describe the use of laser-enhanced etching of fused silica in order to build multi-layer ion traps. This technique offers high precision of both machining and alignment of adjacent wafers. As examples of designs taking advantage of this possibility, we describe traps for realizing two key elements of scaling trapped ion systems. The first is a trap for a cavity-QED interface between single ions and photons, in which the fabrication allows shapes that provide good electro-static shielding of the ion from charge build-up on the mirror surfaces. The second incorporates two X-junctions allowing two-dimensional shuttling of ions. Here we are able to investigate designs which explore a trade-off between pseudo-potential barriers and confinement at the junction center. In both cases we illustrate the design constraints arising from the fabrication.
I. INTRODUCTION
Atomic ions trapped in radio frequency traps cooled and controlled by laser light provide an experimental platform which is extremely well isolated from environmental effects. As a result, this setting is among the leading candidates for quantum computing [1] [2] [3] [4] [5] as well as playing an important role in precision measurements and frequency standards [6] [7] [8] . In both areas extending the current levels of control to larger numbers of ions is important. This is obvious for a quantum computer, which will rely on manipulating a large number of qubits. For atomic clocks an increase in the number of ions under control would provide improved signal-to-noise ratio [9] , while including techniques known from quantum computing could further enhance this through the use of entanglement [10] . One challenge of putting together systems with more ions is the realization of suitable trap structures which can be easily and repeatably fabricated. These must meet a number of requirements, including having precise and uniform structures, allowing good optical access, and being able to withstand the high voltages and resulting electric fields (including radio-frequency fields) which are commonly used. As these systems become more extensive, the alignment of the electrode structures becomes increasingly important [11] . In quantum computing, particular challenges arise for trap development in the context of the "Quantum CCD" architecture, in which ions are dynamically shuttled through multiple connected zones of a trap array during the execution of algorithms [12, 13] . For scaling it may also be necessary to interface the ion with photonic connections between remote modules. Two elements which are integral to these approaches are junction regions which can guide ions in two dimensions, and single-ion/single-photon interfaces. * Contributed equally.
In the long term scaling may also require the integration of a variety of components into the trap structure, such as optics for light delivery and collection [14, 15] . A number of approaches have been taken previously in an attempt to realize suitable traps using techniques which can potentially be scaled to larger systems while maintaining precision. Common requirements are that electrode structures of a few 100 micron size can be realized, while retaining a precision of the electrode boundaries at close to 1 micron. One important area of research involves traps which are produced by lithography [16] [17] [18] , which allows the production of monolithic structures which are very precisely defined (at the level of a few 10s of nanometers). However it is difficult in many of these processes to fabricate multi-layer stacks to thicknesses of more than a few tens of microns [19] . The heating of ions near conducting surfaces decreases rapidly with distance, thus ion-electrode distances used for experiments have all been > 30 µm, which is greater than the lithographic thickness. Because of this most lithographic traps have been surface-electrode traps, in which the ions are trapped above a single plane of electrodes, providing a strong asymmetry in the out-of-plane potential. This configuration results in a sacrifice of trap depth and curvature for fixed ion-electrode distance and voltage compared to more symmetric electrode designs. This makes tasks such as shuttling through two-dimensional junctions more challenging [13, 20] . Micro-fabricated ion traps with heights of 100 micron or more have been produced using either stacks of wafers which are aligned manually [21, 22] , or in a monolithic fashion using silicon fabrication techniques developed for Micro-Electrical-Mechanical-Systems (MEMS) [23, 24] . Wafer stacking techniques have generally relied on combinations of optical monitoring and manual alignment, which is limited to tens of microns. Several experiments using stacked laser-machined alumina wafers have reported suspected misalignment as a cause of undesirable intrinsic micromotion [25, 26] . This reduces the interaction strength between an ion and a single-frequency laser beam, thus impeding control, and gives rise to an important systematic shift in frequency standards [27] . The monolithic approach potentially overcomes this problem [23, 24] , but these traps have not become reliably available to experimentalists and thus are relatively unexplored. In this article, we describe the use of laser-enhanced etching to construct precisely machined 3-dimensional ion traps based on stacked fused silica wafers. We use the precision and flexibility of this manufacturing method to design self aligning stackable structures, detail the capabilities and constraints of this approach, and give guidance in designing traps. We present two trap designs for quantum computing experiments which take advantage of these methods. The first is a segmented linear trap for which the electrode structures are designed to provide a high level of electro-static shielding of the ion from potential charge build up on an externally mounted optical cavity. The second is a segmented trap featuring two junctions, which should allow flexible re-configuration of arrays of ions. We give the results of testing the wafer alignment, as well as detailing the full fabrication chain that we have developed.
II. FEMTOSECOND LASER-ENHANCED ETCHING
Femtosecond laser-enhanced etching consists of exposing a glass substrate to femtosecond laser light followed by wet-etching with a dilute hydrofluoric acid solution [28] . It has been observed that silica exposed to femtosecond laser light has a significantly faster etching rate compared to not exposed silica [28, 29] . This is believed to be due to the creation of an internal stress field and a change in the chemical structure of the silica [30] . Due to the nonlinear nature of femtosecond laser interaction with silica, enhancement of the etching rate occurs only in a small ellipsoidal volume in the focus of the beam referred to as the Laser Activated Zone (LAZ) [31] , shown in Figure 1 . Thus, the full volume to be etched needs to be written into the substrate by the laser. It has also been observed that in volumes with multiple laser exposures the etching rate is even higher than in domains that have been exposed only once [30] . In recent years several experiments and applications have demonstrated the strength of this technology. Applications include laser written optical waveguides [31] [32] [33] [34] [35] , creation of high aspect ratio micro-fluidic channels [30, 31, 36] , flextures [36] , MEMS [37] and ion traps [38] [39] [40] . We are currently aware of two companies offering a customizable femtosecond laser machining service: 
A. Capabilities of the machining process
In the following sections we will discuss the strengths and main limitations of femtosecond laser machining of silica with regard to ion trap fabrication. We focus on the achievable tolerances stated by FEMTOprint and give an overview of our own experiences with test devices designed while working with FEMTOprint's team. We focus on the machining precision, the achievable aspectratio of 3-dimensional structures such as grooves and cuts and the ability to create small yet precisely defined 3-dimensional geometries. As a result of the shape of the LAZ, the specified process precision of femtosecond laser-enhanced etching is ± 2 µm in the direction of propagation of the laser beam (hereafter these will be referred to as horizontal surfaces, with the laser beam assumed to propagate vertically) and ± 1 µm [42] orthogonal to it (these surfaces we refer to as vertical). On our test samples we have observed that these values represent a "best case scenario", which can be achieved in localized regions. In larger structures and over full wafers we observe machining tolerances on the 10 micron level. Test junction trap with small free standing 3D structure as well as angled surfaces and small electrodes. The inset shows a common defect, a dent on a sharp corner, which may be due to high stress in these small areas during etching. c.) On the left: a sample of a machined surface. On the right: the same surface after laser polishing. Both SEM images have been taken with the same settings. The inset compares the surface profiles of machined surfaces before (blue) and after (red) polishing. d.) Defects (deep machining grooves) on a machined, horizontal surface. Large amount of material have been removed through intense laser exposure. The grooves are in the order of 10 µm wide and deep.
The aspect ratio we tested for cuts and grooves was up to 1:50, which is sufficient for our applications, although the manufacturer quotes an achievable aspect ratio of up to 1:500 [42]. Our test samples have shown that cuts feature very regular and sharp edges (Figure 2 a.) ). From SEM images we estimate the radii of curvature of the edges to be less than 100 nm. We also observe that the femtosecond laser enhanced etching is capable of forming 3D shapes with sizes as small as 10 µm including freely protruding structures such as those shown in 2 b.). The laser-enhanced etching process is automized [42] , which in our experience results in short turnaround times on the order of a few weeks and thus provides the possibility for relatively fast prototyping.
B. Limitations of the machining process
While the versality of the laser-enhanced etching process is attractive, it is important to consider a number of factors which lead to imperfections. The first is that due to the shape of the LAZ and the nature of volume sampling the surface quality differs on horizontal and vertical surfaces. Panel a.) of Figure 2 shows the top side of a sampled volume (surfaces perpendicular to the laser beam), for which the etching leads to a characteristic surface roughness on the order of hundreds of nanometers. Also shown are the sides where the surface roughness is only on the order of a few tens of nanometers. Surfaces with high roughness can be smoothened using an additional polishing step in which the femtosecond laser is re-used to melt the surface of the machined structure. Due to surface tension the surface becomes very smooth with micro roughness on the order 1 nm and a flatness that is still on the order of 10 -100 nm. The result of polishing is shown in panel c.) of Figure 2 . However, besides the desired smoothing of surfaces, structures such as edges and steps are also softened by this thermal polishing step. A second challenge arises when large quantities of substrate material are removed. During intense laser irradiation local heating can occur in the silica, which can lead to a slight bending or expansion of the sample during laser writing. As a consequence the overall process quality and precision is reduced. The removal of large quantities of material can also create stress in the sample. We have observed that this can result in small defects with sizes on the order of 10 to 20 µm. When working with 125 µm thick wafers we observed regular grooves on horizontal surfaces after etching, which did not occur with thicker wafers of similar material. Defects as well as grooves are especially likely to occur at positions where a large fraction of the surrounding material has been removed. Examples thereof from our junction trap are shown in Figure 2 b.) and d.) and the inset of 2 b.). If these defects can not be tolerated, they limit the process yield since the occurrence is unpredictable. The removal of large quantities of material also requires a long laser irradiation step, which increases the process cost.
III. MULTI-LAYER TRAP DESIGN CONCEPT
We use the femtosecond laser-enhanced etching to develop ion trap wafers that offer simple and high precision wafer-to-wafer alignment. Our alignment strategy utilizes the precision machining to realize a three point support mechanism with the relevant alignment features directly machined into the individual wafers. These then self-align when placed on top of each other. In the following we describe this alignment scheme and establish general guidelines for the design of similar traps.
A. Alignment strategy
Our alignment scheme is based on a three point support mechanism, which mechanically defines the relative orientation of neighbouring wafers. In the two traps described below, we have used a stack of three wafers, with the middle wafer defining the three support points for the other two. Any of these wafers might be used for electrodes. In our assembly process the wafers are placed together with a small amount of clamping force, and then glued in place. The design of the alignment points is illustrated in the cross-section sketch in 3 a.). We found that the alignment points on the middle wafer work well if they are half circles with 45
• chamfer on the top and bottom side each half way through the wafer. A first approach with fully integrated alignment features failed due to poor precision and low surface quality (see appendix A). The respective counterpart for the alignment on the outer wafers is an indentation (see Figure 4 a.) ). The walls of the indentation are vertical and make a right angle with the top surface of the wafer. The size (and shape) of the inset is designed such that electrode and alignment wafers only touch each other at the alignment points. With the high precision attained by the machining, we achieve stable and precise alignment of the three wafers. Figure 3 b.) shows a measurement of the relative alignment of two wafers which are separated by an intermediate spacer in the manner described. The measurement is carried out using an optical microscope equipped with a CCD-camera. First the microscope is focused on an electrode of the bottom wafer of the wafer-stack and a picture is taken. Next, the microscope is focused on the same electrode on the top wafer and another picture is taken. Then the two pictures are overlapped pixel by pixel (both with increased contrast and one with inverted colors to obtain bright areas appearing dark). From the known pixel size and microscope magnification we can estimate the misalignment between the wafers. The measurement is limited by the depth of view and precision of mechanical parts of the microscope that could shift the images during refocusing. Nevertheless it allows us to constrain the relative alignment imprecision to < 2 µm. The stated alignment precision is for wafers of dimension of 20×20 mm. Similar measurement results were obtained at different points distributed over the full trap. A measurement of the vertical alignment is shown in panel c.) of Figure 3 . We have observed that vertically the angle between the wafers is less than 0.05 deg while the separation relies on the thickness tolerance of the substrates. This typically lies between ± 5 µm and ± 20 µm. By measuring the thickness of the alignment wafer prior to fabrication, the alignment feature on the electrode wafers could be adjusted to compensate for thickness deviation and thus the vertical alignment of the wafers could be improved if desired. Within individual wafers, we have measured a homogeneous flatness over the full area of 20 × 20 mm within uncertainty (±5 µm) of the instrument. Even when wafer flatness varies by a few microns over the whole area, placing the alignment points far from each other ensures only a small variance in the angle between electrodes on each wafer.
B. Wafer and electrode design
One possible wafer design is illustrated in Figure 4 a.) and b.). For this design the trap is positioned in the center of the wafers between the three alignment points. The middle wafer features a slot in the center where the trap is located. Furthermore, the shape of the middle wafer allows the electrodes defined on the top and bottom wafer to extend towards the trap center (see Figure  4 b.) and 5 a.)). In this way, the electrodes are defined on a non-machined surface and vertical cuts through the wafer define the trap area and segmentation of the electrodes. An example of machined electrodes is shown in Figure 4 faces of the segments, which is beneficial for building a small trap with low ion-electrode distance. A judicious choice of initial wafer thickness is advantageous, since it prevents adverse effects associated with the removal of a large amount of material.
IV. SPECIFIC TRAP DESIGNS
In this section we present two trap designs which aim to investigate aspects of scaling trapped-ion control for quantum information processing. The first trap design is a linear segmented trap which was designed to be com-patible with a short-length optical cavity for enhanced ion-photon coupling [44] . One primary concern in designing a trap integrated with an optical cavity is that the dielectric coatings of the mirrors can accumulate stray charges which disturb the ions [45] . Thus, shielding of stray fields is highly desirable. The machining precision provided by the laser-assisted etching described above allows to build a small multi-layer trap, in which electrodes can be placed in-between the cavity mirrors while keeping the cavity length short -in this case we aim for a cavity of length 300 µm. A cross-section illustration of the proposed cavity region is shown in Figure 5 a.). The trap design is based on three layers; two layers with DC-electrodes and one with RF-electrodes which is sandwiched between the other two, also serving as alignment wafer.
In our trap prototype we aim for an ion to nearest electrode distance of around 90 µm. Access for laser beams and the cavity mode is provided through holes with 100 µm diameter in the electrodes, which otherwise block all optical access. This provides shielding against stray fields originating outside the electrode structure. A close up view of these holes is shown in Figure 5 b.). The trap features two regions suited for optical cavities or optical fibers for light collection and delivery. It also includes an open "loading" region so that an atomic beam can be introduced for loading ions. A view of the DC electrodes over the full length of the trap is shown in Figure 5 d.) . The ions will be shuttled along the trap axis using the segmented electrodes. The second trap we have designed and fabricated is a 3-dimensional segmented double junction trap. The trap consists of a total stack of 5 wafers, as shown in Figure   5c .): a middle wafer which serves as a spacer and alignment piece, two outer wafers which carry the main DC and RF trapping electrodes, and two additional wafers carrying electrodes for stray field compensation. The three central wafers, which are the inner ones in the full stack, are shown in Figure 5 e.). All wafers are self aligned in a similar fashion as described in section III A, and subsequently glued to each other. This trap has 144 electrodes, and includes many independently addressable experimental zones as well as splitting, junction and storage zones. The two X junctions are key ingredients for ion transport into 2-dimensions, which is critical for scaling. Several features rely on the ability to form 3-dimensional structures in fused silica. One such feature is the RF electrode shape at the junction. Other features which we have implemented are electrodes angled at 45 degrees and vias for electrode connectivity. In initial designs we also included deep grooves which could host integrated optical fibres. We will briefly describe each in the following.
At the corners of the electrodes at the junction, two opposing protrusions (Figure 6 a.) and b.)) are used to break the symmetry of electric fields, producing 3-dimensional confinement of an ion at the center of the junction, which is not present for a 4-fold symmetric design [22] . A previous junction trap was built at NIST, but featured full bridges which crossed from one side of the junction to the other [22] . Both the protrusions and bridges give rise to pseudopotential energy barriers which the ion must traverse as it enters the junction. However these are much larger for a full bridge than for the protrusions. FIG. 5: a.) Cross-section illustration of the cavity zone, cavity length 350 µm. b.) SEM image of the holes for laser access in one of the DC-wafers. d.) Shows a capture of one DC-wafer (constructed from four microscope images) over the full length of the trap with cavity zone on the left, detection zone and loading zone on the right. Segmented DC-electrode for shuttling the ions along the trap axis, width of one segment: 250 µm. c.) Side view of the full wafer stack of the double junction trap, main trapping wafers are shown in yellow, compensation wafers in dark red and middle wafer in bright red. e.) stack of the main 3 wafers, the outer wafers carry RF and DC electrodes, the inner wafer serves as an alignment piece and can be used to integrate optical fibres. Gradients of the pseudopotential at the sides of the barriers can introduce undesirable heating mechanisms. With the flexibility available from the laser-enhanced etching, we are able to chose the length of the protrusions -the final design was chosen as a compromise between confinement at the center and the magnitude of the energy barriers. The resulting protrusions are 100 µm wide and 50 µm thick.
The front surface of all electrodes is angled at 45 degrees to provide high optical access for laser beams and a large solid angle for light collection. Since these faces are machined they exhibit a roughness of hundreds of nm, as visible in Figure 6 c.). This roughness is not on the side of the trap that faces the ion, therefore any imperfections on this face should be shielded at some level from the ion. The RF electrode is defined on the inner (ionfacing) side of the wafer, and then is connected through a via (Figure 6 d.) ) to the top wafer surface where it is wire bonded. The via consists of a 0.3 mm diameter hole with vertical faces. The electrical connection is made by evaporating gold on it at an angle. We have investigated the resistance of the electrode when evaporated with a thin layer of gold (700 nm) and have detected an increase of the resistance through the via on the order of 1 Ohm. Typically, evaporated tracks in the range of 10 mm in length (as are often used in electrode connections) exhibit a resistance between 1 and 5 Ohms. A subsequent electroplating step should allow to further reduce this resistance. Different via diameters are also possible. Tests on a 300 µm thick wafer have shown that holes can be machined reliably down to a 50 µm diameter. As we can fully coat gaps with width on the order of 20 µm and sim- ilar vertical depth, we think that it should be possible to fully coat 50 µm vias. A further set of tests were performed to assess the viability of incorporating optical fibres for laser beam delivery. For this purpose, following the approach of [46] , we fabricated squared grooves into the middle wafer which are shown in inset b.) of Figure 7 . We found that these could be machined with horizontal widths which are uncertain to ± 5 µm. Our original aim in these tests was to insert photonic crystal optical fibres (PCF) in these low tolerance grooves, ensuring good vertical and horizontal alignment of the beams. PC fibres were stripped of their coating layer and their glass cladding, which has a 230 ± 5 µm diameter, and were inserted and glued in 237 µm wide grooves. For laser waist diameters between 30 and 40 µm, this technique provides a relatively easy and robust alignment, with maximal theoretical displacements of 6.5 µm between the ion's location and the center of the beam waist. The PC fibres used had lenses melted onto the tip [47], with a working distance in the order of 500 µm at 729 nm. To allow light to exit the structure, we envisioned using polished mirror surfaces on the opposite side as the fibre grooves, directing incident light out of the trap structure, as shown in inset a.) of Figure 7 . We have used an SEM to image the mirror surfaces machined using laser-enhanced etching, which, when gold coated, seem suitable for our purpose. Their micro-roughness is in the order of a nanometer, as shown in Figure 2 c.). The complex geometries present in the double junction trap produce unexpected stress in the silica substrate. As a consequence we have noticed an increased number of defects, particularly at the junction, where lots of material has been exposed to the laser. We have also observed stray machining cuts on several samples at the interface between different zones of the wafer, such as along the 45 degree angled faces, as shown in Figure 8 , and on planar surfaces where material had been removed. These undesired grooves, which can reach 15 µm in depth, have been avoided by implementing a small radius of curvature at all intersecting surfaces and by applying a final polishing step following the machining. We conclude that it is important to consider these effects in the design stage.
V. FABRICATION PROCESS
Once the substrates have been fabricated using laser enhanced etching, we use five standard steps to pattern electrodes and wires. All these steps are carried out in a cleanroom environment. The first step is a thorough cleaning of the wafers in a Piranha acid solution. Next the wafers are coated using electron beam evaporation. We apply a titanium adhesion layer with thicknesses on the order of 100 nm, followed by 200 nm of gold. For each wafer, we perform several evaporation steps at different angles to ensure that all desired faces are covered and use laser-cut molybdenum shadow masks to define our electrode tracks. The evaporation is reliable and produces smooth surfaces. Photographs of single wafers from each of the two designs described above are shown in Figure  9 . If desired, the evaporation step is followed by electroplating, which thickens the gold layer from a few hundred nanometers to a few microns. Once all trap wafers are coated, we proceed to assemble and to glue them. For the gluing we have used the UV-cured Epotek OG198-55 for traps which we aim to use at room-temperature, and Stycast for traps designed for cryogenic set-ups. 
VI. CONCLUSIONS
We have described how laser-enhanced etching can be used to create precisely aligned multi-wafer stacks with novel features for 3-dimensional ion traps. We outlined a number of possibilities which we have investigated utilizing these techniques. We show that mechanical self-alignment structures are capable of producing alignment tolerances of below 2 µm. Based on our experience we think that these fabrication methods are well suited for small-scale multi-wafer and monolithic compact trap designs which could be used in a number of areas, from quantum information processing to frequency standards and precision metrology. FIG. 10: a.) Sketch of the initial alignment strategy (exploded assembly) with alignment features (cones) integrated into one of the wafers. The initial approach was already based on three point support and the trap would have been located in the center of the wafers. b.) Detailed drawing of one of the alignment features, all material around it has to be removed using femtosecond laser enhanced etching. c.) SEM image of one of the alignment cones and the surrounding surface. Due to the intense machining the surface quality is not very good, furthermore above mentioned defects like grooves already appear in this early sample. c.) Surface profile across the machining grooves.
